



2018 CONFERENCE PROGRAM - EXHIBITION		English Speaking for all Presentations	
GENERAL CHAIR : J.L DIOT, NOVAPACK - TECHNICAL CHAIRS: M. GARNIER, ST MICROELECTRONICS & G. SIMON, CEA-LETI			
TUESDAY MAY 15 <sup>TH</sup>			
Afternoon : 15h30 to 17h30	Lecture Karlheinz Bock (Institute for Electronic Packaging, TU Dresden Makalu Room) - Hetero-integration-Electronics packaging for multi-functional systems co-organized with IEEE-CPMT  		
WEDNESDAY MAY 16 <sup>TH</sup>			
8h45	Welcome to MINAPAD 2018		
9h00	Opening by Jean-Luc Diot (Auditorium)		
9h30	Keynote 1: Karlheinz Bock (T.U. Dresden): Electro-optical Hetero-integration (Auditorium)		
10h15	Exhibition Opening (Exhibition Hall)		
Session A: Wafer Level Molding		Session B: Joining	
10h45	Ultra-Low Warpage Epoxy Mold Compounds for Fan-Out Wafer Level Package Applications (F. Duval, IMEC)	Mechanical Behavior of Intermetallic in Cu-Sn Inter-Diffusion for Power Semi-Conductor Packaging (Y. Bettahi, ST Microelectronics, Tours)	
11h10	Ultra-Low Warpage Liquid Encapsulation Technology for Advanced Wafer Level Packaging (WLP) (R. Zhang, HENKEL Electronic Materials)	A low Temperature Curing Hybrid Silver Sintering Die Attach Paste for High Reliability Power Semiconductor Applications (S.Kanagavel, ALPHA Advanced Materials)	
16h25	5S-6S Wafer Level Encapsulation: Its Challenges and Solutions (E. Kuah, ASM Technology)	Innovative Adhesives for MEMS Packaging (R. Kmeth, DELO Industrial Adhesives)	
12h00/13h15 - Lunch (Exhibition Hall– Exhibition)			
13h15	Keynote 2: Erik Jung (IEM FRAUNHOFER): Advancement for Exponential Medicine driven by KET: Micro and Nanotechnology (Auditorium)		
Session C: Embedded Components		Session D: Fan In/Fan Out	
14h15	New Embedded Inductors for Power Converter Applications (G. Weidinger, AT&S)	High End Performance Application Key Driver for Advanced Packaging (E. Jolivet, YOLE Développement)	
14h40	High Q 3D Inductors Embedded in a Silicon Interposer RF Platform (G. Pares, CEA-LETI)	Fan-in WLCSP Evolution, is Fan out Wafer Level an Extension of Fan-In or a New Platform? (C. Zinck, ASE)	
15h05/15h35 - Exhibition - Coffee Break sponsored by 			
Session E: Hi-Rel Packaging		Session F: Advanced Process	
15h35	Multiphysics Design of Compact Photonic Devices (A. Annoni, CORDON Electronics)	20 µm Pitch Microbumps Assessment in Chip to Wafer Assembly Configuration (A. Garnier, CEA-LETI)	
16h00	J. Lead Ceramic Packages for High Performance MEMS Accelerometers: Simulation and Experimental Results (F-X. Boillot, TRONIC’S Microsystems)	Curved Sensors for Compact High-Resolution Wide Field Designs: Prototype Demonstration and Optical Characterization (S. Caplet, CEA-LETI)	
16h25	Packaging Technologies for Harsh Environments Based on Silicon Carbide Substrates (G. Spinola Durante, CSEM)	Functional Glass Encapsulation for Micro-Systems (M. Kuenzi, GLENATEC)	
Session G: Wafer Level Packaging		Session H: Other Process	
16h50	Studies of the Electromigration Effect in RDL of Wafer-Level Fan-In and Fan-Out Packaging Using a Novel Analysis Approach (A. Cardoso, AMKOR Portugal)	A Brief Review of Die Bonding Technics (G. Ribette, MICROTST)	
17h15	Electrografted Seed Layer Deposition: An Advanced Metallization for Enhanced 12: 1 Aspect Ratio Mid-Process TSV (C. Aumont, ST Microelectronics Crolles)	Surface Preparation Using a Downstream Atmospheric Plasma, Application to Device Packaging (G. Lecarpentier, SETNA)	
17h40 -18h00	Exhibition		
19h30	Social Event Restaurant “L’Epicurien”		
THURSDAY MAY 17 <sup>TH</sup>			
8h30	Keynote 3 : Magali Vigier (AIRBUS) & Philippe Pons (AEROSPACE VALLEY Cluster): Advanced Electronics Boards in Avionics, PCB & Assembly, Challenges and Perspectives (Auditorium)		
Session I: BGA Reliability		Session J: Dicing/ Picking	
9h30	A New Experimental Methodology for Thermal Expansion Calculation and Its Applications for Package Warpage Prediction (M. Rovitto, ST Microelectronics, Italy)	Solutions for Thin and Tiny Dies with High Die Strength and for Thinning WL-CSP and e-WLB Wafers (G. Klug, DISCO HI-TEC Europe GmbH)	
9h55	Innovative Experimental Setup for Creep Fatigue Interaction in Solder Joints Analysis (S. Zanella, THALES Global Service)	Key Properties for Successful Ultra-Thin Die Pick-up (S. Behler, BESI Switzerland AG)	
10h20	Lead-free Solder Joints Robustness Improvement Using Bismuth Doping -Application to BGA (L. Petit, ST Microelectronics Grenoble)	Laser Based Full Cut Dicing Evaluations for Thin Si Wafers (J. van Borkulo, ASMPT)	
10h45/11h15 Exhibition - coffee break sponsored by 			
Session K: Flip-Chip Process & Applications		Session L: Molded Packages	
11h15	New Flip-Chip Technology (R. Windemuth, PANASONIC )	nCapsulate, Added Value for (Sensor) System Assembly (I. Van Dommelen, SENCIO)	
11h40	Direct Bonding with a New Flip-Chip Bonder for Production Environment (P. Metzger, SET Corporation)	Development of Cavity Power Packages Based on Liquid Crystal Polymer Thermoplastics (J.L. Diot, NOVAPACK Technologies)	
12h05	Thermal Interface Materials Assembly and Reliability Challenge (A. Taluy, ST Microelectronics Grenoble)	New Generation of Routable QFN for Power SiP (J. Abela, UTAC)	
12h30/13h30 Lunch & Exhibition (Exhibition hall)			
Session M: MEMS & SiP			
13h30	MEMS Technologies (B. Boutaud, MISTIC)		
13h55	MEMS and Sensor Packaging Evolution (C. Zinck, ASE)		
14h20	High Volume System-in-Package Manufacturing Using Traditional SMT Single in-line Solution (W. Kwok, ASM Technology)		
14h45-15h15	Exhibition/coffee break		
15h15	Keynote 4: Stéphane Bernabé (CEA-LETI): Key Challenges for Photonic Integrated Circuits Integration and Packaging (Auditorium)		
16h15	Best Paper Award		
16h30	End of MINAPAD 2018		

REGISTRATION FORM

☐ Mrs, ☐ M.

Name: ..... Firstname: .....

Job Title: .....

Company: .....

Zip:..... City ..... Country .....

Email: .....

Registration Details: (Individual registration)

By email: imaps.france@imapsfrance.org

By Post: post IMAPS 17 rue de l’Amiral Hamelin 75016 Paris, France

By Internet: https://event.imapsfrance.org

An attendee certificate is provided on request

Students (Universities, Laboratories):

☐ 80 € conferences attendance, proceedings, with lunch and without social event

FEES:

Speakers/Chairs/Technical Committee :

☐ 320 € VAT excl. Lunch and social event included

Please confirm your attendance to Lunch and social event ☐

IMAPS 2018 Membership updated

Please confirm your attendance to social event ☐

IEEE 2018 Membership updated

Please confirm your attendance to social event ☐

☐ 360 € VAT excl. (till April 14) Lunch and social event included

☐ 400 € VAT excl. (after April 14)

Please confirm your attendance to Lunch and social event ☐

Non-Member.

☐ 450 € VAT excl. (till April 14)

☐ 500 € VAT excl. (after April 14) Lunch and social event included

Please confirm your attendance to Lunch and social event ☐

Additional items

Social event 70 € VAT excl. Tick the box ☐

Lunch 40 € VAT excl. Tick the box ☐

Condition of payment: No refund in case of cancellation

VAT not required for non French Companies

- ☐ By cheque to IMAPS (France only)
- ☐ Payment by bank transfer
- ☐ Registration and Payment on line : https://event.imapsfrance.org/
- ☐ Purchase order

IMAPS BANK REFERENCES

CL Versailles Saint-Louis (08948)  
Bank code 30002 Account number n°0000079088 Key Rib 25,  
Agency 08948 IBAN FR49 3000 2089 4800 0007 9088 G25 BIC CRLYFRPP

FREE EXHIBITION PASS

(Pick up your badge at Information Desk)

☐ Mrs, ☐ M.

Name: ..... Firstname: .....

Job Title: .....

Company: .....

Zip:..... City ..... Country .....

Email: .....

Registration Details: (Individual registration)

By Email: [imaps.france@imapsfrance.org](mailto:imaps.france@imapsfrance.org)

By Mail: IMAPS/INTERCONEX, 49 rue Lamartine 78035 Versailles, France

By Internet: <https://event.imapsfrance.org/>

By Post: IMAPS 17 rue de l'Amiral Hamelin 75016 Paris, France

EXHIBITING COMPANIES (UPDATE March 31)

- ACCELONIX
  - AEMTEC
  - AMKOR
  - ASE
  - BT ELECTRONICS
  - CDS NAMICS
  - DISCO HI TEC
  - EGIDE
  - ELECTRON MEC
  - GLENCATEC
  - HCM SYSTREL SERMA GROUP
  - HYBRID
  - ISP SYSTEMS
- JFP MICROTECHNIC
  - KYOCERA FINECERAMICS
  - METRONELEC
  - MICROWORLD
  - MICROSS COMPONENTS
  - MICROTEST
  - MSE
  - NTK TECHNICAL CERAMICS
  - PREDICTIVE IMAGE
  - PROTAVIC
  - SAES GETTERS
  - TELEDYNE E2V
  - TAIPRO ENGINEERING
  - YOLE DEVELOPPEMENT

FREE INVITATION, COMPLIMENTS OF

This information for the attention of the organizers. In accordance with France 's Loi Informatique et liberté (data processing & liberty) Law dated January 6, 1978, modified august 6, 2004. You have the right to access and correct any personal data relating to you. In order to exercise this right please contact [imaps.france@imapsfrance.org](mailto:imaps.france@imapsfrance.org)

Lecture: Hetero-Integration – Electronics Packaging for Multi-functional systems (Karlheinz Bock, Institute for Electronics Packaging, TU Dresden, Germany)

Co-organized with IEEE-CPMT

The development of electronic packaging gains importance in the value chain of systems integration. Substrates, components and housing may not be solely manufactured before packaging but may be build-up during the packaging process itself. Such kind of hetero-integration strongly arguments to adapt systems packaging and device technologies from co-design towards co-manufacturing. Packaging develops towards a generic part of the systems concept and we may see much more process concepts needing to consider "packaging first".

Thin silicon chips, foil integration, 3D stacking of functional layers as well as 2.5 or 3D interposer enable such new system concepts. Co-integration of electrical and optical wave-guides is a consequence in order to cope with the increasing demand of bandwidth efficiency in communication systems. Additive manufacturing, 3D printing as well as self-assembly and self-alignment processes seems to be a possibility to complement with classic thin- and thick-film technologies and are needed to meet the requirements of systems in the near future.

Hetero-integration is of relevance for many system integration fields from functional electronic surface, power electronics modules, medical electronics, but also for highly performant 3D integrated communication systems in the future for tactile internet and 5G mobile networks. This lecture introduces different aspects of hetero-integration at hand of technology examples.

KEY-NOTES MiNaPAD 2018

Key-note 1: Electro-Optical Hetero-Integration (Karlheinz Bock, Institute for Electronics Packaging, TU Dresden, Germany)

The development of electronic packaging gains importance in the value chain of systems integration. Substrates, components and housing may not be solely manufactured before the packaging process but may be build-up during the packaging process itself. Such kind of hetero-integration strongly arguments to adapt systems packaging and device technologies over the complete manufacturing process from co-design towards co-manufacturing.

This presentation focusses on the chances and challenges of packaging at hand of research examples aiming for: electrical and optical wave guide integration on interposer, mirror manufacturing for integrated optical wave guides, RF wave guide integration and combination with patch antenna as well as mm wave ICs embedding. Furthermore, in future, additive manufacturing, 3D printing as well as self-assembly and self-alignment processes will possibly complement with classic thin- and thick-film technologies and are needed to meet the performance, reliability, energy and cost requirements of 3D integrated high-performant electro-optical systems.



Key-note 2: Advancement for Exponential Medicine driven by KET: Micro and Nanotechnology (Erik Jung, IZM Fraunhofer, Germany)



Micro and nanotechnological advances have spurred a firework of innovations in the sector of medical diagnosis and therapy. Devices, which allow autonomously to monitor patient's progress, connected to a network of complementary sensors and decision-making systems and feeding this information back to assistive systems, will provide improved, highly individualized therapy, prevention and support for patients wellbeing. Stepping up the capabilities to work in the same dimension as the functional elements of the human body offers us now unprecedented opportunities to influence the biological processes down to the cellular level, with unforeseeable perspectives.

As of this, the key enabling technologies (KET), which have been developed in the past decade and continue in innovative applications, offer a critical mass for continuously fuelling the exponential growth of medical innovations. The talk will thus focus on the advancements seen in the integration of micro- and nanotechnology in the medical sector and their current and future use case perspectives.

Key-note 3: Advanced Electronic Boards in Avionics- PCB & Assembly Challenges and Perspectives (Magali Vigier, Airbus, France & Philippe Pons, Aerospace Valley cluster, France)

In a competitive context, avionics uses in the majority of cases COTS (commercial off-the-shelf) components and grasps opportunities for new functions, higher performance and integration with reduced cost, but shall adapt to technologies and components trends ruled by commercial - high volume & low-cost oriented applications and characterized by rapid changes.



The presentation will stress on:

- The avionics context highlighting the challenges and the main drivers;
- The embedded electronics requirements (reliability; life time...), 'green' directives & constraints (thermal, mechanical, EMC...);
- Examples of the current approach for assessing industrial maturity and reliability of PCB with highly integrated components;
- The overview of products roadmap, assembly technologies and new challenges.

Key-note 4: Key challenges for Photonic Integrated Circuits integration and Packaging (Stéphane Bernabé, CEA-Leti, France)



Circuit design in semiconductor like environments, laser integration and low-cost packaging remain key challenges for Silicon Photonics based modules.

They are addressed by developing dedicated design tools, novel laser integration strategies and by leveraging advanced packaging techniques. These developments are a mandatory step on the path to terabit class transceivers and photonic based computers.

MiNaPAD FORUM 2018

WTC Grenoble

5-7 Place Robert Schuman

[www.congres-wtcgrenoble.com](http://www.congres-wtcgrenoble.com)

OPENING HOURS:

May 16: 9h00 – 18h00

May 17: 8h30 – 16h30

VENUE:

• BY CAR

From Geneva and Chambéry on the A41 motorway take the rocade sud (ring road) follow signs to Lyon by motorway, take the Europole exit and follow signs to Europole.

From Lyon on the A48 motorway: take the Europole-Gares and follow signs to Europole

• RAILWAY STATIONS STOP

Line A : Railway Stations Stop

Line B: "Palais de Justice" Stop

AIR FRANCE  
TRANSPORTEURS OFFICIELS OFFICIAL CARRIERS



AIR FRANCE & KLM  
GLOBAL MEETINGS

Event MINAPAD FORUM 2018

Event ID: 33081AF

Valid for travel from 11/05/2018 to 22/05/2018

Event location: Lyon, France

Attractive discounts on a wide range of public fares on all Air France and KLM flights worldwide\*\*..

• AIRPORT SHUTTLE BUSES

Lyon Saint Exupéry: 17 rounds trips days per week

Geneva Cointrin: 3 round trips 7 days per week

Railway.

Arrival by train use the underpass between the railway station and Europole.

• ACCOMMODATION:

Contact IMAPS Organization by phone: + 33 1 45 05 72 32,

by email: [imapsfrance@imapsfrance.org](mailto:imapsfrance@imapsfrance.org)



Organizer:

[www.france.imapseurope.org](http://www.france.imapseurope.org)

NEXT IMAPS EVENTS  
CALENDAR

• November 8<sup>th</sup> 2018

9<sup>th</sup> From Nano to Macro Powers Electronics and Packaging European workshop, Tours, France

• February 2019 6 -7

14<sup>th</sup> ATW on Micropackaging and Thermal Management, La Rochelle, France



MiNaPAD Forum 2018

6<sup>th</sup> Micro/Nano-Electronics  
Packaging  
and Assembly

May 16-17  
2018

WTC  
GRENOBLE  
France

Création & Impression : [www.topimprimerie.com](http://www.topimprimerie.com) - - Imprimé sur papier issu de forêts gérées durablement.



YOLE DEVELOPPEMENT

Micronews



IMAPS - International Microelectronics Assembly and Packaging Society  
17 rue de l'Amiral Hamelin - 75016 Paris - France  
Tel: +33 (0) 1 39 67 17 73 - Fax: +33 (0) 39 02 71 93  
[imaps.france@imapsfrance.org](mailto:imaps.france@imapsfrance.org) [www.france.imapseurope.org](http://www.france.imapseurope.org)

